CS501-Midterm
1 / 50
In which one of the following techniques, the time a processor spends waiting for instructions to be fetched from memory is minimized? Select correct option:
2 / 50
What is the size of the memory space that is available to FALCON-A processor?
3 / 50
Which one of the following is the memory organization of FALCON-E processor?
4 / 50
What is the instruction length of the FALCON-A processor?
5 / 50
_________ control signal allows the contents of the Program Counter register to be written onto the internal processor bus.
6 / 50
What is the instruction length of the SRC processor?
7 / 50
There are _________ types of reset operations in SRC
8 / 50
-----------is the ability of application software to operate on models of equipment newer than the model for which it was originally developed. Select correct option:
9 / 50
Which one of the following is the highest level of abstraction in digital design in which the computer architect views the system for the description of system components and their interconnections?
10 / 50
Which of the instruction is used to load register from memory using a relative address?
11 / 50
An “assembler” that runs on one processor and translates an assembly language program written for another processor into the machine language of the other processor is called a ----------------
12 / 50
Which one of the following registers holds the address of the next instruction to be executed?
13 / 50
_______ operation is required to change the processor‟s state to a known, defined value.
14 / 50
The CPU includes three types of instructions, which have different operands and will need different representations. Which one of the instructions requires two source registers?
15 / 50
The external interface of FALCON-A consists of a ________ data bus.
16 / 50
Which one of the following register holds the instruction that is being executed?
17 / 50
Which one of the following portions of an instruction represents the operation to be performed?
18 / 50
For any of the instructions that are a part of the instruction set of the SRC, there are cerain_________required; which may be used to select the appropriate function for the ALU to be performed, to select the appropriate registers, or the appropriate memory location.
19 / 50
Which one of the following registers stores a previously calculated value or a value loaded from the main memory?
20 / 50
Which field of the machine language instruction is the “type of operation” that is to be performed?
21 / 50
What does the instruction “ldr R3, 58” of SRC do?
22 / 50
What functionality is performed by the instruction “str R8, 34” of SRC?
23 / 50
Which one of the following registers holds the instruction that is being executed?
24 / 50
What does the word „D‟ in the „D-flip-Flop‟ stands for?
25 / 50
What is the working of Processor Status Word (PSW)?
26 / 50
___________ or Branch instructions affect the order in which instructions are performed, or control the flow of the program
27 / 50
The instruction ___________ will load the register R3 with the contenets of the m\emory location M [PC+56]
28 / 50
_________control signals enable the input to the PC for receiving a value that is currently on the internal processor bus.
29 / 50
which type of instructions help in changing the flow of the program as and when required?
30 / 50
Which instruction is used to store register to memory using relative address?
31 / 50
Register-register instructions use ____________ memory operands out of a total of 3 operands
32 / 50
FALCON-A processor bus has 16 lines or is 16-bits wide while that of SRC is __________ wide.
33 / 50
What functionality is performed by the instruction “lar R3, 36” of SRC?
34 / 50
Which one of the following is the code size and the Number of memory bytes respectively for a 2-address instruction?
35 / 50
Type A of SRC has which of the following instructions?
36 / 50
Execution time of a program with respect to the processor is calculated as:
37 / 50
Computer system performance is usually measured by the ---------------
38 / 50
________ operation is required to change the processor‟s state to a known, defined value.
39 / 50
Which one of the following is a bi-stable device, capable of storing one bit of information?
40 / 50
In which of the following instructions the data move between a register in the processor and a memory location (or another register) and are also called data movement?
41 / 50
Which of the following can be defined as an address of the operand in a computer type instruction or the target address in a branch type instruction?
42 / 50
In which one of the following addressing modes, the value to be stored in memory is obtained by directly retrieving it from another memory location?
43 / 50
Which operator is used to „name‟ registers, or part of registers, in the Register Transfer Language?
44 / 50
The external interface of FALCON-A consists of a ______address bus and ______a data bus.
45 / 50
The data movement instructions ___________ data within the machine and to or from input/output devices.
46 / 50
47 / 50
_____________all memory systems are dumb, in that they respond to only two commands: read or write.
48 / 50
“If P = 1, then load the contents of register R1 into register R2”. This statement can be written in RTL as:
49 / 50
Which one of the following register(s) that is/are programmer invisible and is/are required to hold an operand or result value while the bus is busy transmitting some other value?
50 / 50
Flip-flop is a ____________device, capable of storing one bit of Information
Your score is
The average score is 36%
Restart quiz
