CS302-Midterm
1 / 50
The OR Gate performs a Boolean _______ function
2 / 50
High level Noise Margins (VNH) of CMOS 5 volt series circuits is _____________
3 / 50
The 4-variable Karnaugh Map (K-Map) has _______ cells for min or max terms
4 / 50
Demultiplexer has
5 / 50
The ABEL notation equivalent to Boolean expression A+B is:
6 / 50
In the binary number “10011” the weight of the most significant digit is ____
7 / 50
The Quad Multiplexer has _____ outputs
8 / 50
A latch has _____ stable states
9 / 50
For a 3-to-8 decoder how many 2-to-4 decoders will be required?
10 / 50
The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?
11 / 50
The ecimal “8” is represented as using Gray-Code.
12 / 50
A.(B+ C) = A.B + A.C is the expression of
13 / 50
14 / 50
A particular Full Adder has
15 / 50
Two 2-bit comparator circuits can be connected to form single 4-bit comparator
16 / 50
The function to be performed by the processor is selected by set of inputs known as ________
17 / 50
The binary value of 1010 is converted to the product term
18 / 50
The range of Excess-8 code is from ______ to ______
19 / 50
In ANSI/IEEE Standard 754 “Mantissa” is represented by 32-bits bits
20 / 50
Half-Adder Logic circuit contains 2 XOR Gates
21 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
22 / 50
3.3 v CMOS series is characterized by __________ and _________as compared to the 5 v CMOS series.
23 / 50
TTL based devices work with a dc supply of ____ Volts
24 / 50
The output A < B is set to 1 when the input combinations is __________
25 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be________.
26 / 50
All the ABEL equations must end with ________
27 / 50
28 / 50
The expression _________ is an example of Commutative Law for Multiplication.
29 / 50
The 4-bit 2’s complement representation of “+5” is _____________
30 / 50
Circuits having a bubble at their outputs are considered to have an active-low output.
31 / 50
(A+B).(A+C) =
32 / 50
The output A < B is set to 1 when the input combinations is
33 / 50
The binary value “1010110” is equivalent to decimal __________
34 / 50
An S-R latch can be implemented by using _________ gates
35 / 50
36 / 50
How many data select lines are required for selecting eight inputs?
37 / 50
Tri-State Buffer is basically a/an _________ gate.
38 / 50
"Sum-of-Weights" method is used __________
39 / 50
Which one is true:
40 / 50
In ABEL the variable „A‟ is treated separately from variable „a‟
41 / 50
The 3-variable Karnaugh Map (K-Map) has _______ cells for min or max terms
42 / 50
The output of an AND gate is one when _______
43 / 50
The _______ Encoder is used as a keypad encoder.
44 / 50
45 / 50
If we add “723” and “134” by representing them in floating point notation i.e. by first, converting them in floating point representation and then adding them, the value of exponent of result will be ________
46 / 50
The AND Gate performs a logical __________function
47 / 50
A SOP expression having a domain of 3 variables will have a truth table having ____combinations of inputs and corresponding output values.
48 / 50
The ABEL symbol for “XOR” operation is
49 / 50
50 / 50
Your score is
The average score is 44%
Restart quiz
