CS302-Midterm
1 / 50
Following is standard POS expression
2 / 50
Two 2-bit comparator circuits can be connected to form single 4-bit comparator
3 / 50
The binary value “1010110” is equivalent to decimal __________
4 / 50
A particular Full Adder has
5 / 50
Which one is true:
6 / 50
A SOP expression is equal to 1 ______________
7 / 50
"Sum-of-Weights" method is used __________
8 / 50
The OR Gate performs a Boolean _______ function
9 / 50
The 4-bit 2‟s complement representation of “-7” is _____________
10 / 50
(A+B).(A+C) =
11 / 50
Caveman number system is Base _5 number system
12 / 50
The OLMC of the GAL16V8 is _______ to the OLMC of the GAL22V10
13 / 50
The Extended ASCII Code (American Standard Code for Information Interchange) is a _____ code
14 / 50
How many data select lines are required for selecting eight inputs?
15 / 50
An important application of AND Gate is its use in counter circuit
16 / 50
The binary value “11011” is equivalent to __________
17 / 50
High level Noise Margins (VNH) of CMOS 5 volt series circuits is _____________
18 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be________.
19 / 50
A SOP expression having a domain of 3 variables will have a truth table having ____combinations of inputs and corresponding output values.
20 / 50
21 / 50
Circuits having a bubble at their outputs are considered to have an active-low output.
22 / 50
All the ABEL equations must end with ________
23 / 50
The GAL22V10 has ____ inputs
24 / 50
A.(B+ C) = A.B + A.C is the expression of
25 / 50
Generally, the Power dissipation of _______ devices remains constant throughout their operation.
26 / 50
The Quad Multiplexer has _____ outputs
27 / 50
The function to be performed by the processor is selected by set of inputs known as ________
28 / 50
The ecimal “8” is represented as using Gray-Code.
29 / 50
A.(B.C) = (A.B).C is an expression of __________
30 / 50
31 / 50
The output A < B is set to 1 when the input combinations is __________
32 / 50
In ANSI/IEEE Standard 754 “Mantissa” is represented by 32-bits bits
33 / 50
34 / 50
Half-Adder Logic circuit contains 2 XOR Gates
35 / 50
In the Karnaugh map shown above, which of the loops shown represents a legal grouping?
36 / 50
NOR gate is formed by connecting _________
37 / 50
Demultiplexer has
38 / 50
If we multiply “723” and “34” by representing them in floating point notation i.e. by first, converting them in floating point representation and then multiplying them, the value of mantissa of result will be ________
39 / 50
The range of Excess-8 code is from ______ to ______
40 / 50
The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?
41 / 50
In the binary number “10011” the weight of the most significant digit is ____
42 / 50
43 / 50
44 / 50
The device shown here is most likely a
45 / 50
46 / 50
The Unsigned Binary representation can only represent positive binary numbers
47 / 50
A standard POS form has __________ terms that have all the variables in the domain of the expression.
48 / 50
49 / 50
The diagram given below represents __________
50 / 50
Your score is
The average score is 44%
Restart quiz
