CS302-Midterm
1 / 50
The 3-variable Karnaugh Map (K-Map) has _______ cells for min or max terms
2 / 50
The binary value of 1010 is converted to the product term
3 / 50
The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?
4 / 50
The OR Gate performs a Boolean _______ function
5 / 50
How many data select lines are required for selecting eight inputs?
6 / 50
Consider a circuit consisting of two consecutive NOT gates, the entire circuit belongs to a CMOS 5 Volt series, if certain voltage is applied on the input, the output voltage of Logic high signal (VoH) will be in the range of _______ volts.
7 / 50
An important application of AND Gate is its use in counter circuit
8 / 50
TTL based devices work with a dc supply of ____ Volts
9 / 50
The values that exceed the specified range can not be correctly represented and are considered as ________
10 / 50
Half-Adder Logic circuit contains 2 XOR Gates
11 / 50
A particular Full Adder has
12 / 50
A SOP expression is equal to 1 ______________
13 / 50
The GAL22V10 has ____ inputs
14 / 50
In ANSI/IEEE Standard 754 “Mantissa” is represented by 32-bits bits
15 / 50
GALcan be reprogrammed because instead of fuses __________logic is used in it
16 / 50
High level Noise Margins (VNH) of CMOS 5 volt series circuits is _____________
17 / 50
18 / 50
Demultiplexer has
19 / 50
Circuits having a bubble at their outputs are considered to have an active-low output.
20 / 50
Two 2-input, 4-bit multiplexers 74X157 can be connected to implement a ____ multiplexer.
21 / 50
The Extended ASCII Code (American Standard Code for Information Interchange) is a _____ code
22 / 50
23 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be________.
24 / 50
The output of an AND gate is one when _______
25 / 50
If we add “723” and “134” by representing them in floating point notation i.e. by first, converting them in floating point representation and then adding them, the value of exponent of result will be ________
26 / 50
The Quad Multiplexer has _____ outputs
27 / 50
The device shown here is most likely a
28 / 50
29 / 50
Two 2-bit comparator circuits can be connected to form single 4-bit comparator
30 / 50
The range of Excess-8 code is from ______ to ______
31 / 50
The ABEL symbol for “OR” operation is
32 / 50
For a 3-to-8 decoder how many 2-to-4 decoders will be required?
33 / 50
The ABEL symbol for “XOR” operation is
34 / 50
GAL is an acronym for ________.
35 / 50
The maximum number that can be represented using unsigned octal system is _______
36 / 50
37 / 50
A latch retains the state unless
38 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
39 / 50
The expression _________ is an example of Commutative Law for Multiplication.
40 / 50
A standard POS form has __________ terms that have all the variables in the domain of the expression.
41 / 50
42 / 50
If we multiply “723” and “34” by representing them in floating point notation i.e. by first, converting them in floating point representation and then multiplying them, the value of mantissa of result will be ________
43 / 50
In the binary number “10011” the weight of the most significant digit is ____
44 / 50
45 / 50
A.(B.C) = (A.B).C is an expression of __________
46 / 50
3-to-8 decoder can be used to implement Standard SOP and POS Boolean expressions
47 / 50
48 / 50
In the Karnaugh map shown above, which of the loops shown represents a legal grouping?
49 / 50
A logic circuit with an output consists of ________.
50 / 50
Your score is
The average score is 44%
Restart quiz
