CS302-Midterm
1 / 50
Demultiplexer has
2 / 50
The binary value “11011” is equivalent to __________
3 / 50
The function to be performed by the processor is selected by set of inputs known as ____
4 / 50
The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?
5 / 50
Sequential circuits have storage elements
6 / 50
Which one is true:
7 / 50
If we add “723” and “134” by representing them in floating point notation i.e. by first, converting them in floating point representation and then adding them, the value of exponent of result will be ________
8 / 50
9 / 50
Two 2-bit comparator circuits can be connected to form single 4-bit comparator
10 / 50
The ABEL symbol for “XOR” operation is
11 / 50
The ecimal “8” is represented as using Gray-Code.
12 / 50
In ANSI/IEEE Standard 754 “Mantissa” is represented by 32-bits bits
13 / 50
The 4-variable Karnaugh Map (K-Map) has _______ cells for min or max terms
14 / 50
The ABEL notation equivalent to Boolean expression A+B is:
15 / 50
The PROMconsists of a fixed non-programmable ____________ Gate array configured as a decoder.
16 / 50
The binary value “1010110” is equivalent to decimal __________
17 / 50
The 3-variable Karnaugh Map (K-Map) has _______ cells for min or max terms
18 / 50
A standard POS form has __________ terms that have all the variables in the domain of the expression.
19 / 50
Consider a circuit consisting of two consecutive NOT gates, the entire circuit belongs to a CMOS 5 Volt series, if certain voltage is applied on the input, the output voltage of Logic high signal (VoH) will be in the range of _______ volts.
20 / 50
The output of an AND gate is one when _______
21 / 50
The range of Excess-8 code is from ______ to ______
22 / 50
A SOP expression is equal to 1 ______________
23 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
24 / 50
The maximum number that can be represented using unsigned octal system is _______
25 / 50
A.(B.C) = (A.B).C is an expression of __________
26 / 50
A Karnaugh map is similar to a truth table because it presents all the possible values of inputvariables and the resulting output of each value.
27 / 50
Following is standard POS expression
28 / 50
The main use of the Multiplexer is to
29 / 50
(A+B).(A+C) =
30 / 50
The 4-bit 2‟s complement representation of “-7” is _____________
31 / 50
32 / 50
The device shown here is most likely a
33 / 50
High level Noise Margins (VNH) of CMOS 5 volt series circuits is _____________
34 / 50
In the binary number “10011” the weight of the most significant digit is ____
35 / 50
"Sum-of-Weights" method is used __________
36 / 50
The OR Gate performs a Boolean _______ function
37 / 50
The output of the expression F=A+B+C will be Logic ________ when A=0, B=1, C=1. the symbol‟+‟ hererepresents OR Gate.
38 / 50
The Quad Multiplexer has _____ outputs
39 / 50
GALcan be reprogrammed because instead of fuses __________logic is used in it
40 / 50
The values that exceed the specified range can not be correctly represented and are considered as ________
41 / 50
A.(B+ C) = A.B + A.C is the expression of
42 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be________.
43 / 50
In the Karnaugh map shown above, which of the loops shown represents a legal grouping?
44 / 50
A BCD to 7-Segment decoder has
45 / 50
46 / 50
An S-R latch can be implemented by using _________ gates
47 / 50
48 / 50
49 / 50
50 / 50
NOR gate is formed by connecting _________
Your score is
The average score is 44%
Restart quiz
