CS302-Midterm
1 / 50
Sequential circuits have storage elements
2 / 50
The Extended ASCII Code (American Standard Code for Information Interchange) is a _____ code
3 / 50
The Quad Multiplexer has _____ outputs
4 / 50
Using multiplexer as parallel to serial converter requires ___________ connected to the multiplexer
5 / 50
The binary value of 1010 is converted to the product term
6 / 50
The ecimal “8” is represented as using Gray-Code.
7 / 50
The binary value “11011” is equivalent to __________
8 / 50
The PROMconsists of a fixed non-programmable ____________ Gate array configured as a decoder.
9 / 50
TTL based devices work with a dc supply of ____ Volts
10 / 50
The 4-bit 2’s complement representation of “+5” is _____________
11 / 50
The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?
12 / 50
The _______ Encoder is used as a keypad encoder.
13 / 50
For a 3-to-8 decoder how many 2-to-4 decoders will be required?
14 / 50
3.3 v CMOS series is characterized by __________ and _________as compared to the 5 v CMOS series.
15 / 50
A logic circuit with an output consists of ________.
16 / 50
GALcan be reprogrammed because instead of fuses __________logic is used in it
17 / 50
In ABEL the variable „A‟ is treated separately from variable „a‟
18 / 50
The 4-variable Karnaugh Map (K-Map) has ______cells for min or max terms
19 / 50
The Unsigned Binary representation can only represent positive binary numbers
20 / 50
2's complement of any binary number can be calculated by
21 / 50
Circuits having a bubble at their outputs are considered to have an active-low output.
22 / 50
A particular Full Adder has
23 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
24 / 50
GAL is an acronym for ________.
25 / 50
(A+B).(A+C) =
26 / 50
In the Karnaugh map shown above, which of the loops shown represents a legal grouping?
27 / 50
28 / 50
The main use of the Multiplexer is to
29 / 50
The function to be performed by the processor is selected by set of inputs known as ________
30 / 50
The 3-variable Karnaugh Map (K-Map) has _______ cells for min or max terms
31 / 50
A SOP expression is equal to 1 ______________
32 / 50
In ANSI/IEEE Standard 754 “Mantissa” is represented by 32-bits bits
33 / 50
The values that exceed the specified range can not be correctly represented and are considered as ________
34 / 50
The function to be performed by the processor is selected by set of inputs known as ____
35 / 50
Two 2-input, 4-bit multiplexers 74X157 can be connected to implement a ____ multiplexer.
36 / 50
The diagram given below represents __________
37 / 50
38 / 50
39 / 50
"Sum-of-Weights" method is used __________
40 / 50
A standard POS form has __________ terms that have all the variables in the domain of the expression.
41 / 50
42 / 50
The range of Excess-8 code is from ______ to ______
43 / 50
In the binary number “10011” the weight of the most significant digit is ____
44 / 50
Half-Adder Logic circuit contains 2 XOR Gates
45 / 50
A BCD to 7-Segment decoder has
46 / 50
The output A < B is set to 1 when the input combinations is
47 / 50
High level Noise Margins (VNH) of CMOS 5 volt series circuits is _____________
48 / 50
The AND Gate performs a logical __________function
49 / 50
The output of the expression F=A+B+C will be Logic ________ when A=0, B=1, C=1. the symbol‟+‟ hererepresents OR Gate.
50 / 50
The 4-bit 2‟s complement representation of “-7” is _____________
Your score is
The average score is 44%
Restart quiz
