CS302-Midterm
1 / 50
The output of an AND gate is one when _______
2 / 50
Demultiplexer has
3 / 50
NOR gate is formed by connecting _________
4 / 50
In the binary number “10011” the weight of the most significant digit is ____
5 / 50
2's complement of any binary number can be calculated by
6 / 50
A BCD to 7-Segment decoder has
7 / 50
The diagram given below represents __________
8 / 50
Consider a circuit consisting of two consecutive NOT gates, the entire circuit belongs to a CMOS 5 Volt series, if certain voltage is applied on the input, the output voltage of Logic high signal (VoH) will be in the range of _______ volts.
9 / 50
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
10 / 50
The AND Gate performs a logical __________function
11 / 50
Tri-State Buffer is basically a/an _________ gate.
12 / 50
An S-R latch can be implemented by using _________ gates
13 / 50
The 3-variable Karnaugh Map (K-Map) has _______ cells for min or max terms
14 / 50
Sequential circuits have storage elements
15 / 50
The binary value of 1010 is converted to the product term
16 / 50
The binary value “1010110” is equivalent to decimal __________
17 / 50
Generally, the Power dissipation of _______ devices remains constant throughout their operation.
18 / 50
In ANSI/IEEE Standard 754 “Mantissa” is represented by 32-bits bits
19 / 50
A latch has _____ stable states
20 / 50
If we multiply “723” and “34” by representing them in floating point notation i.e. by first, converting them in floating point representation and then multiplying them, the value of mantissa of result will be ________
21 / 50
A.(B+ C) = A.B + A.C is the expression of
22 / 50
The _______ Encoder is used as a keypad encoder.
23 / 50
The output A < B is set to 1 when the input combinations is __________
24 / 50
The expression _________ is an example of Commutative Law for Multiplication.
25 / 50
The values that exceed the specified range can not be correctly represented and are considered as ________
26 / 50
The range of Excess-8 code is from ______ to ______
27 / 50
"Sum-of-Weights" method is used __________
28 / 50
29 / 50
For a 3-to-8 decoder how many 2-to-4 decoders will be required?
30 / 50
Which one is true:
31 / 50
32 / 50
A SOP expression having a domain of 3 variables will have a truth table having ____combinations of inputs and corresponding output values.
33 / 50
A standard POS form has __________ terms that have all the variables in the domain of the expression.
34 / 50
A logic circuit with an output consists of ________.
35 / 50
The 4-variable Karnaugh Map (K-Map) has _______ cells for min or max terms
36 / 50
In the Karnaugh map shown above, which of the loops shown represents a legal grouping?
37 / 50
The Quad Multiplexer has _____ outputs
38 / 50
39 / 50
All the ABEL equations must end with ________
40 / 50
An important application of AND Gate is its use in counter circuit
41 / 50
A particular Full Adder has
42 / 50
The GAL22V10 has ____ inputs
43 / 50
The function to be performed by the processor is selected by set of inputs known as ____
44 / 50
A SOP expression is equal to 1 ______________
45 / 50
46 / 50
47 / 50
If we add “723” and “134” by representing them in floating point notation i.e. by first, converting them in floating point representation and then adding them, the value of exponent of result will be ________
48 / 50
The maximum number that can be represented using unsigned octal system is _______
49 / 50
Half-Adder Logic circuit contains 2 XOR Gates
50 / 50
Two 2-input, 4-bit multiplexers 74X157 can be connected to implement a ____ multiplexer.
Your score is
The average score is 44%
Restart quiz
